















microprocessore







CISC






RISC


↑
Struttura in pipeline

1
istruzione

- Fetch
- Load (operation)
- Execu
- Store (MS)



CISC



RISC

↑
Structure in pipeline

1
instruction

- Fetch F
- Load (operands) L
- Execute E
- Store (results) S




microprocessor

PO

UC


U.C.



P.O. (Single)

MEMORIA

(load) Yin




Istruzione:

ADD R_1, R_2, R_3 ; $R_3 \leftarrow R_1 + R_2$

esecuzione di:

1. R_{1out}, Y_{in}
2. R_{2out}, ADD
3. Z_{out}, R_{3in}

(microprogramma)



Tristate Buffer (Three-state, 3-state)